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Abstract 
The iise of high-speed logic makes modern elecrronic qsrenis 
higldy susceprible to elecrrosratic disclzorge /€SDI. Became of 
/heir wider- bandu,idrh. /aster digital devices are iiiore sssrepri- 
ble to high fiequeiicl. ESD trarisienr jieids. In rhe analjais o/ 
ESD plablems. an exact Lxnouledge of the aflecred Pl.Vs aiid 
P r s  is essential for an optimal solution. In rliis poper. a three 
dimensional ESD scantling ?stem which /mas been developed 10 
record rhe ESD suscepribilih map f i r  printed circait board is 
presented and die nieclianisws tl7m rhe ESD event couples into 
the digitnl devices is studied. 
Keywords 
ESD scan, induced loop voltage, Fast CMOS system, Sus- 
ceptibility map 
I. INTRODUCTION 
The high-speed fast CMOS systems are more and more 
susceptible  to electrostatic discharge (ESD) in recent 
years. The class of problems this paper intended to help 
solving is system ESD problems, which is also known as 
ESD soft-errom, such as a reset of a device after discharg- 
ing to a metallic chassis. The ESD Hard-errors, typically 
occurring from discharges to connector PINS are excluded 
as they can be solved by widely known methods such as 
over-voltage protection. 
The general description.of a typical ESD soft-error prob- 
lem is as follows: ESD is discharged to the outside of a 
system. Upon discharge, the ESD current distributes on 
the system. It is associated with a strong electromagnetic 
field that can couple through apertures, cables and slots 
into the enclosure. There it induces voltages and currents. 
These voltages or currents lead to bit-errors, wrong in- 
structions or even a system crash. The ESD induced cur- 
rent pulse and involved transient fields have the rise-time 
in the range of 50 ps to 2ns. The spectral components of 
these fast pulses are similar to the bandwidth of digital 
devices that operate at 200 M H z  or above. As a result, the 
interference created by ESD to devices operating in the 
gigahertz range is of considerable concern. 
To improve the robustness of high-speed digital device to 
the ESD disturbance, it is important to locate the dis- 
turbed traces or PINS. In this paper, A specially designed 
3D ESD susceptibility scanner is developed that allows 
the quantification of noise sensitivity of PCBs. Using the 
knowledge of sensitivity, a cost efficient design of the 
enclosure will be possible and the chance of product de- 
lays due to failed ESD tests will be reduced. In part 11, the 
general ESD debug methodology is described and the 3D 
ESD scan system is presented in part 111. As an example, 
an ESD susceptibility map for a digital device is shown in 
part IV. 
II. The ESD susceptibility scanning methodology 
Debugging ESD problems is not an easy task, which is 
mainly due to the lag of an easy relationship between ap- 
plied pulse, characterized by a multitude of parameters 
and the system response. As each EUT (equipment under 
test) reacts different to each physical parameter character- 
izing the ESD event, it is not obvious to define’a universal 
function, which describes the severity of ESD Intuitively. 
Many different physical parameters should be considered 
during an ESD robustness test. . Peak Current: The peak current will determine 
the maximum voltage drop across a resistive 
load. The magnetic field near the current is also 
proportional to the current. 
waveform”): The current derivative determines 
the induced voltages. 
barrier will break down. 
static field will be dissipated in electronic parts, 
which may cause thermal damage, parts of it will 
be radiated and may couple into the circuit 
somewhere and parts will be transformed into 
heat, ionized molecules etc. inside the arc. . Transient fields: Transient fields determine the 
induced voltages. Their functional dependence 
on current, derivative, distance etc. is a complex 
problem. 
ESD susceptibility scanning is a method to determine 
which line is causing a system upset during ESD or other 
immunity testing. To identify susceptible lines, one can 
subject only a small area of an electronic system such as a 
single board, connector, cable or line on a PCB, to tran- 
sient fields of ESD event. These transient fields will cou- 
ple into the part of the system and may cause an upset. 
. Discharge current derivative (“smoothness of the 
Voltage: The voltage determines if a dielectric 
Energy: Part of the energy stored in the electro- 
. 
. 
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The upset and the phenomena,  which^ causes it, may or 
may not he the same as the one which has been observed 
during the standard ESD test. By carefully observing the 
system performance an educated guess is possible, if an 
effect, detected during susceptibility scanhing is the same 
as the one seen in the standard test. 
In ESD scanning, typically a high voltage square wave 
pulser is attached to a small loop and the loop is hold in 
proximity to the board. But it does not have to be a loop, 
it can be an electric antenna or one can inject a differen- 
tial signal between e.g., two grounding systems like chas- 
sis and digital ground. 
II. Three dimensional ESD scanning system 
A three dimensional ESD scanning system has been de- 
veloped to investigate the ESD immunity problem. The 
aim of the system is to automatically identify the ESD 
sensitive PMs and Nets of the EUT in non-destructive 
ESD failure testing. There are four main hardware com- 
ponents in the system. . Three dimensional positioner . ' . High voltage pulse generator (transmission line 
Position meter and prohe mounting station 
pulse generator) . . ESD debugging probes 
Figure 1: The three Dimensional ESD scanning sys- 
tem. 
The ESD pulse is generated by the high voltage source 
and is coupled into the PCB board through different types 
of probes. The probe is controlled by the PC to scan over 
the board and the ESD failure level for each point is re- 
corded to generate the ESD susceptibility map. Since the 
probe has 20 cm free travel distance in Z direction and the 
scan resolution is 1 um, the exact ESD sensitive traces 
and pins can be precisely identified. There are 5 probes 
used in this system to simulate different coupling process. 
Figure 2: Diagram of the ESD scanning system. 
A. Three dimens iona l  positioner 
The three dimensional positioner is a Cartesian coordinate 
gantry system, which provide us the ability to move the 
ESD probes to different test points of the EUT. The posi- 
tioner is made of three linear step motor traveling stations. 
The positioner system has 500 nun traveling capability in 
X and Y axis, and.200 nun in Z axis. The maximum trav- 
eling resolution is 1 um in all direction. 
B. High voltage pulse g e n e a t o r  
The high voltage pulse generator is a transmission line 
pulse generator, which is connected to a high voltage 
power supply. It provides a rectangular impulse. Its rise- 
time is about 200 ps. The pulse length can be changed by 
adjust the transmission line length and usually a few 
nanoseconds is sufficient for ESD debugging purpose. 
The maximum voltage this pulser can provide into a 50 
Ohms load is 5000 V, which is the upper limit of the out- 
put of the high power supply. 
C. Position meter and probe mounting station 
The system also has the movement freedom in Phi direc- 
tion, which allows the system to.simulate different H field 
coupling mechanisms. A hard disk is made to a probe 
mounting station and a step motor is used to rotate the 
probes. 
To move probes in Z direction, we need to know the to- 
pology information of the EUT to avoid the collision be- 
tween the probes and the surface of the ESD victim board. 
We use a position meter automatically scan the PCB to 
measure the surface of the board and get the topology 
information. The position meter is connected to an AD 
converter in the PC and the topology of  the PCB is gener- 
ated. Then the topology map is used to move the probes in 
the Z direction without damaging the board. 
Figure 3 shows a topology map example of a computer 
mother board. It is clearly to fmd the PCI slots, display 
card, memor). boards and CPU fan. 
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D. ESD injection probes 
As shown in picture 4, ESD injection probes are 
controlled by the PC to scan over the PCB. The high 
voltage pulse is applied to the probes to simulate different 
ESD event scenarioes. 
Figure 4 Different injection probes. 1: Direct injection 
probe. 2: Loop probe. (Magnetic field probe) 3: €-field 
small area probe. 4: €-field lege  area probe. 5: E-field 
/ a g e  area probe. 
H-field probes 
H field probe is a small loop attached to a semi-rigid ca- 
ble, which is actually a loop antenna. It simulates the 
transient ESD magnetic field. H-field probes with 
different loop antennas sizes are useful to fust broadly 
fmd the area of sensitivity and later localize it using a 
very small loop or direct injection. 
Figure 5: The H-field probe scanning the board. 
E-field probes 
As not only the magnetic field, but also the transient 
electric field may cause ESD immunity problems. To test 
for electric field sensitivities such a probe which is shown 
in figure 6 is needed. A SMA connector often works fine. 
Some resistance to ground is needed at its output, 
otherwise the transmission line will never discharge. 
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The resistor (>IO lobm) is only 
n c d d  Y fhc p d w  nedr a ground r m .  
"hilus IS Wpid far mmmirrioo B e  pdras  
Witbout gromd r e m ,  L e  charged lire 
would never dischargc. 
1 
highvoltage 
cap I pF or less 
Figure 6: The E-field probe for ESD scanning. 
E. ESD scanning software 
The flowchart of the ESD scanning software is shown in 
figure 7. First, the topology map of the EUT is generated 
by using precision distance meter. Then ESD scanning 
parameters such as the type of probes, the probe orienta- 
tion, the scan resolution are setup 
The ESD noise comes from the high voltage transmission 
line pulse generator. The fast rising pulse is applied to the 
ESD scanning probe and the probe is moved to the sur- 
face of the EUT according to the topology map. The 
working status of the EUT is monitored by the software 
and any soft-failure of the EUT is recorded to generate the 
ESD susceptibility map. 
dist- prcbe 
t I '  I 
Remrd EUT-status, 
reset if reeded Change tk prcber LLL? I type srl rotation 
Figure 7: Flowchart of ESD scan software 
IV. The ESD Susceptibility Map 
The concept of field mapping is widely used for studying 
electromagnetic emissions from PCB. ESD Susceptibility 
mapping is similar to an emission map since it also gives 
an ESD failure level for each point on the board. However, 
the value on the ESD susceptibility map gives the ESD 
failure level that if coupled to the PCB at that point would 
cause the board to malfunction. Peaks in the map indicate 
the points where are most susceptible to the ESD event. 
Figure 8 shows an ESD scanning area and figure 9 is the 
topology map of the area. A H-field probe is used to scan 
the area to find the ESD sensitive trace of the chip that is 
in the center of the area. The ESD susceptibility map of 
Figure 8: The ESD scanning area 
the scan area is shown in figure IO, 
Figure 9 The topology map of the scanning area 














I m o  
Figure I O :  The ESD susceptibility map of the scanning area. Using a small H-field ESD scanning probe 
Figure 3 shows the topology map of an EUT, which is a computer mother board. A small H field probe is used lo scan the 
EUT and the ESD suscetibility map of this EUT is shown in figure 11. Each peak in the map represents the ESD sensitive 
area. The EMC engineer could easily find the sendtive chip or traces in this EUT by the information provided by the 
susceptibility map. 
From our ESD debuging experience, we found that the reset and interrupt lines are more ESD sensitive. The reset and inter- 
rupt lines are not treated with the same caution since their logical state will not change ofien. Reset lines are ofien routed to 
many ICs, even via connectors. They react asynchronous making them very sensitive to ESD. They need to be routed with 
the most possible care. 
Conclusion 
A three dimensional ESD scan system is developed to test the ESD sensitivity for digital devices. ESD susceptibility maps 
are recorded for different type of pulse excitations and coupling mechanisms. 
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Figure 3: The Topology map of an EUT. a computer mother board. 
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Figure 11: The ESD susceptibility map of the EUT. Uslng a small HAeld ESD scanning probe 
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